In more depth, the most important barrier which is currently slowing down the expected evolution of CMOS is a fundamental limit on the further lowering of line voltage arising from Boltzmann’s law. Power, proportional to voltage squared is not lowered and hence speeding up chip operation would exceed acceptable power consumption, leading to the stasis in speed.